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ABSTRACT
A novel -6wUcJt.i..ng de-to-de eortveJLteJt i..JJ pJtueYLted,
which ha6 .the .6ame geneJtal eonveJL6.ion pJtopeJLty (.incJLea6 e
OIL deCJtea6e 06 the .input de voU:a.ge) a6 does the eon-
venu..onai. buek.-boo.6t eonveJt.teIL, and which onneM thMugh
..uA new optimum :topology h.igheIL en 6.icJ..en.ey, lowell out-
put voltage Jt.ipple, seduced EMI, -6maUeJt scz« and wught,
and exeeUeYLt dyna.mie lLUpOYL.6e. One 06 i..tA mO.6t .6.ign..i-
6.ic.ant advaJ'lt:agu ~ thcU. both .input and output eWtJteYLt
aILe not put6ating but Me eottU.nuoU6 (U-6 erttial.l.y de with
-6maU .6upeJliJnpo-6ed .6w.itch.ing eWtJteYLt JUpple) I thus
lLuu..Uing .in a eiose appJtOumcU..<.on to the .ideal phy.6.i-
c.aU..y nOYllLea..Uzable de-to-de .tJta.n6 nolLmeJt. The eonveJLteIL
Jt~ tile .6.unple-6t pO.6.6.ible -6tJtuc.tu.Jte wLth the rnUU.mum
numbeJt on eomponeYLtA wfUch, when. -i.nteJLeonnected .in -La
optimum topology, y.ield tile maximum peIL60Jtmanee.
The neui eonvente»: ~ exteYL.6.ively expeJliJnent:a.U.y
veJVi.6.ied, and both the .6teady stare. (de) and the
dunami:« (ae) .theoJtdicai. model aILe eoMe1at.ed well wLth
the expeJliJneYLtal data. Both theoJte.tieai and expeJU-
mental eomp~oYL.6 wLth the eonventionai. buek-boo.6t con-
verden, to wfUch an. .input lriUeJt ha6 been added, de.mon-
.6tJta,te the .6.ign.ifri,c.ant advan.tage-6 06 the new optimum
~opology .6witc.h.ing de-to-de conve.JLteJt.
Section 2 gives motivation and guidelines to be
followed in the synthesis of new switching converters,
equally simple but with significantly improved per-
formance, through converter optimum topology.
A revised look at these three tlbasic" converters,
and the correlation among their topologies and
functions, leads in Section 3 to study of the generic
properties of the cascade connection of buck and boost
converters. Especially, the recognition of the fact
that the conventional buck-boost converter may be con-
sidered as a -6pecial ca6e derived from one kind of
cascade connection (buck converter followed by a boost
converter) leads quite naturally in Section 3 to the
discovery of the new optimum topology .6witc.h.ing de-to-de
c.onveJLteJt.
In Section 4 the steady state (dc) and dynamic (ac)
models of the new switching converter are obtained in
the canonical circuit form, and are experimentally
verified.
The importance of the optimwn .iYLteJteonnectLon of
elements is emphasized in Section 5, where the new
converter and conventional buck-boost with an input
filter, consisting of the same components, are exten-
sively compared both theoretically and experimentally.
The superior performance, significantly higher effici-
ciency, and much lower switching ripple are demonstrated
for the new converter.
1 INTRODUCTION
Finally, in Section 6 it is illustrated how the
new converter can be implemented in a closed-loop
regulator.
MOTIVATION AND METHODOLOGY IN THE SEARCH FOR NEW
SWITCHING CONVERTER TOPOLOGIES
Consider the three common switching dc-to-dc con-
verters, the buck, the boost and the buck-boost shown
in Fig. 1. While in Fig. la the topological structure
of these converters independent of any particular switch
realization is shown, in Fig. Ib a bipolar transistor
and commutating diode realization of the switch S is
used. In each case the basic dc-to-dc conversion func-
tion is achieved by control of the switch fractional
closed time (transistor on time), or duty ratio,
D{O < D < 1).
It is cODDllonly believed that the buck, boost, and
buck-boost converters are the simplest possible switching
structures to realize dc-to-dc level conversion. However, =2~~~~~~~~~~~~~~~~~~~~~~~~
even though structurally quite simple, they do possess
some undesirable characteristics, such as pulsation of Several factors and observations, which initially
input or output current, or 'both. This paper introduces may seem unrelated, will be discussed first because
a new converter that has all the desirable properties they do in fact motivate and contribute to the search
of buck and boost power stages alone, without acquiring for new switching dc-to-dc converters.
any of their undesirable attributes, and yet with-reten-
tion of a very simple structure.
This work was supported in part by Subcontract
No. A72042-RHBE from TRW Systems Group under NASA
Prime Contract NAS3-19690, by Subcontract No. 004803-
CFCM from TRW Systems Group under NASA Prime Contract
NAS3-20l02, and by the Naval Ocean Systems Center
through MIPR No. N0095377MP090l8.
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b u c k p o w e r s t a g e : 
On the other hand, the boost converter of Fig. 1 
has the same pulsating output current as does the buck-
boost converter in Fig. 2b, which is primarily respon­
sible for the much higher output voltage ripple of these 
two converters compared to the buck power stage con­
sisting of the same storage elements and under the same 
operating conditions. The small output voltage ripple 
in the buck power stage is a consequence of the nonpul-
sating output current. 
b o o s t p o w e r s t a g e 
b u c k - b o o s t p o w e r s t a g e 
4-/ ά c== 
C i > R 
Uut - Ν 
Flg. 1. Three common switching dc-to-dc converters : 
a) topological configuration Independent ο6 
switch realization} b) bipolar transistor 
Implementation ο I the switch S. 
Out of three configurations in Fig. 1 only the 
buck-boost converter is capable of producing the general 
dc conversion function, that is either decrease (for 
D < 0.5) or increase (for D > 0.5) of input dc voltage, 
since ideally V/V - D/(l - D). The other two conver­
ters either alwayl decrease input dc voltage (V/V = D)as 
in the buck converter, or increase it (V/Vo • 1 / (S - D)) 
as in the boost converter. g 
Thus, it becomes a desirable objective to synthe­
size a switching dc-to-dc converter which possesses, 
like the buck-boost converter, the general dc conversion 
property (both increase or decrease of input dc voltage), 
but which also has both input and output currents non-
pulsating , unlike the buck-boost converter of Fig. 1, 
As another motivating factor, consider now the 
modelling of switching dc-to-dc converters. By use of 
the general modelling technique [2,3,4], any switching 
dc-to-dc converter (even those yet to be invented), 
regardless of its detailed configuration, can be rep­
resented in the canonical equivalent circuit honm shown 
in Fig, 3, as long as the converter operates in the 
continuous conduction mode. Different converters are 
represented simply by appropriate sets of formulas for 
the four elements e(s), j(s), ρ, H (s) in the general 
equivalent circuit. Thus, by use these formulas, the 
results for the known switching converters, such as those 
in Fig. 1, may be tabulated. Moreover, from the general 
formulas, frequency dependence was anticipated also in 
the duty-ratio-dependent current generator j of Fig. 3, 
even though for the particular converters of Fig. 1 and 
for a number of other known converters (Weinberg, 
Venable), the frequency dependence reduces to a constant 
and F O I E ) Ξ 1. As also discussed in [2,3], for some 
switching converters which effectively involve more than 
two storage elements, higher order polynomials are to 
be expected in f^(s) and for f2(s) of Fig. 3. 
c o n t r o l funct ion b a s i c dc - to -dc ef fect ive l o w - p a s s 
v i a d t r a n s f o r m a t i o n f i l t e r network 
However, all three converters have some serious 
drawbacks. Consider, for example, the input and output 
currents for the buck-boost converter (designated i. 
and. i in Fig. 1) in the continuous conduction mode 
(inductor current does not fall to zero during the 
switching interval T g): in spite of operation in the 
continuous conduction mode, both currents are pulsating 
as illustrated in Fig. 2. 
a) i n p u t c u r r e n t b) 
' —' " 
D T s D T s 
o u t p u t c u r r e n t 
D T s D'Ts 
Fig. 2 . Input and output current of the buck-boost 
converter operating In the continuous conduc­
tion mode axe both pulsating. 
It can easily be verified that the buck converter 
has the same pulsating Input current as shown in Fig. 2a. 
Severe electromagnetic interference (EMI) problems 
result from the abrupt variation in energy flow, and 
invariably require the presence of an input filter in 
front of the buck and buck-boost converter to smooth 
out the substantial current ripple component at the 
switching frequency f e drawn from the line supply. 
φ 
E f , ( s ) d 
j.sja 
MD): I 
Zei 
Re L e V + ν 
Flg. Canonical equivalent circuit that models the 
three essential functions oh any dc-to-dc 
converter: control, basic dc conversion, and 
low-pass fattening [continuous conduction mode). 
Therefore, in order to confirm these general 
modelling predictions, some new switching converter 
structures had to be devised, since the known converters 
failed to exhibit such behaviour. Thus, the search for 
new converters, or for new combinations of existing ones, 
becomes highly motivated from the modelling and analysis 
point of view. 
While these factors provide a strong motivating 
force, they do not answer the question of how to approach 
the design of new converter topologies and what method­
ology to use in their synthesis. The answer is pro­
vided by visualization of a generalized switching dc-
to-dc converter as shown in Fig. 4, for which the general 
modelling technique [2-5] was developed. 
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s o u r c e 
v o i l a g e 
L L 
ι : n 
b > V + v 
o u t p u t 
v o l t a g e 
d u t y ^ r a t io c o n t r o l 
D + d 
Fig. 4. Generalized switching dc-to-dc converter. 
As suggested in Fig. 4, such a switching converter 
consists of a number of energy storage elements (not 
necessarily a single inductor and capacitor as in the 
converters of Fig. 1), transformers and switches (again 
not restricted to the single switch of Fig. 1) arranged 
in a certain topology in which periodic opening and 
closing of switches with fractional closed-time, or 
duty ratio, D guides the input-power through the net­
work In such a way that dc level conversion dependent 
on D(0 < D < 1) is obtained at the output. 
Because the available elements are not ideal, 
particularly in the presence of parasitic losses, and 
owing to the high efficiency requirement, the design 
objective becomes to use the minimum number of switches 
and storage elements that will permit the required dc 
level conversion to be realized, and yet to achieve the 
maximum performance (in particular, both input and 
output current nonpulsating) by their optimum 
interconnection. 
3 A NEW OPTIMUM TOPOLOGY SWITCHING CONVERTER 
The approach used here to introduce the new 
optimum topology switching dc-to-dc converter follows 
quite closely the original line of thought [l,2] 
employed to arrive at the new converter. The sequence 
of the proper questions and answers at each stage of 
its development, together with the underlying principle 
of simplification and optimum interconnection (with 
maximization of performance in mind) emphasized in 
Section 2, leads quite naturally to the new optimum 
topology switching dc-to-dc converter. However, before 
any simplifications can be made, we consider first some 
fruitful interconnections of the buck and boost conver­
ters, which come directly as a result of the revised 
look at the common converters of Fig. 1. 
3.1 Three common converters (buck, boost and buck-
boost) revisited 
A closer look at the topological structure of the 
three common converters shown in Fig. la reveals that 
alt of them could be generated by a cyclic rotation of 
the senteM connection of inductance L and switch S 
between the input port (source voltage V ) and the out­
put port (parallel combination of C and load R) as seen 
in Fig. 5. 
This at the same time exhausts all the ways in 
which Inductance is used as an energy transferring 
device between the input and output ports: either 
solely in the input circuit, solely in the output cir­
cuit, or connecting them. It is then no surprise that 
the basic dc conversion functions for these three con­
verters are different from each other, both quali­
tatively and quantitatively, as was demonstrated 
previously. 
a) buck converter 
' « T 
b) boost converter 
v3 τ 
c) conventional buck-boost converter 
noninverting 
noninverting 
Y - i 
V g D' 
inverting 
Υ . β 
Fig. 5. Génération of the buck, boost and buck-boost 
converters by cyclic notation of the series 
connection of inductance L and switch S. 
These dc conversion properties and their method 
of generation depicted in Fig. 5 tend to suggest that 
all three converters are completely independent of 
each other, and are nonlinear circuits in their own 
right. This is probably why they are often referred 
to as "basic" power stages, meaning they cannot be 
derived from each other by some sequence of well-
defined steps. 
However, they are not so unrelated and indepen­
dent as it may seem at first sight, since a strong 
correlation exists among their basic dc conversion 
relations. Namely, the ideal dc gain for the buck-
boost converter V/V - D/D' is just the product of the 
dc gains for the bu&c (V/V - D) and the boost con­
verter (V/V « 1/D'). In fact, it becomes obvious 
that the same dc gain would be achieved by cascading 
the buck power stage with the boost power stage. Let 
us therefore investigate in more detail this particular 
connection. 
3.2 Generic properties of cascade connection of buck 
and boost converters 
When the buck power stage is cascaded by the 
boost power stage the converter in Fig. 6 is obtained. 
In Fig. 6 switching action is represented by the ideal 
switches S, and S«» which can be replaced by bipolar 
transistors and diodes as in Fig. lb. Here ideal 
switches are used to facilitate discussion and enhance 
the converter topology. 
I V 
' υ U ' ' U W ' 1 
< >2 
= c, = c 2 | 
1 
b u c k - b o o s t 
Fig. 6. Buck power stage cascaded by a boost powen 
stage. 
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Since the emphasis in this and the remaining 
parts is on the converter topology and not on its par­
ticular mode of operation, it will be assumed through­
out, unless otherwise specified, that all converters 
operate as two-state converters, hence also in a 
continuous conduction mode (inductor currents never 
fall to zero). Consequently the switches S and ^ 2 in 
Fig. 6 operate synchronously such that only two switched 
networks are distinguished; one for interval DT when 
both switches are at position 1, and the other for 
interval D'Tg Ξ (1 - D)T when they are at position 2. 
Also by definition f g èt Î/T is the switching frequency 
and T g the switching period. Note that even though the 
first (buck) power stage does not contain explicitly 
the load R, it is effectively loaded by the dc input 
resistance R. » R/M (M » dc gain of the boost stage) 
to the second (boost) power stage. The overall dc 
gain is, of course, the product of the two elementary 
gains, or V/Vg - D/(l - D). 
An interesting observation about the energy 
transferring mechanism of the converter in Fig. 6 can 
now be made. The T-shaped network consisting of 
storage elements L , L. and C. is, through the switching 
action, first comphitexjj switched into the input net-
work (to source voltage V ), and then during the sub-
sequent interval D'T completely transferred to the out-
,put network thus feeäing the load R with the energy 
stored in the previous interval. Hence in this conver-
ter the energy transferring role is assigned to the 
complete Τ network (L, fC l fL 2) while in the conventional 
buck-boost this role belonged to the single Inductor. 
We have here, therefore, the case of a mixed energy 
transferring mechanism consisting of both inductive 
and capacitive energy storage. 
By use of the general modelling technique [3,4], 
the basic circuit-averaged model of the converter in 
Fig. 6 is obtained as shown in Fig. 7. 
I : d d': I 
Fig. 7. Basic circuit averaged model for, cascade con- . 
nection of buck and boost conventen, shown in 
Fig. 6. 
From the circuit model in Fig. 7 the dc condi­
tions are obtained as usual by considering the induc­
tances short and capacitances open, and hence the con­
verter dc gain D/D1 and noninverting property are 
easily established. 
Since the capacitance C, does not affect the dc 
conditions, let us now simplify the converter in Fig. 
6 by simply taking it out of the circuit (or • 0) 
to obtain the converter in Fig. 8a. 
a) n o n i n v c r t j n g b u c k - b o o s t b) i n v e r t i n g b u c k - b o o s t 
Fig. t. Reduction of the two switches S . and i n 
the noninverting conveniez in a] to a single 
switch S in the corAesponding inventing con­
veniez, (conventional buck-boost) in fa). 
A significant simplification has been achieved, 
since the original converter of Fig. 6 with ^ouA storage 
elements has been transformed to the converter of Fig. 
8a with only two storage elements, and yet the basic 
dc conversion relations are preserved. The mixed 
energy transferring network (1^,0 ,L2) has been reduced 
to a single inductance with L - L + L 2, This then 
stresses the importance of the wag in which the energy 
storage network is switched between input and output 
circuits in determining the dc conversion relation, and 
diminishes the importance of the particular storage 
element content. In essence, we have achieved the same 
basic dc conversion function but with a smaller number 
of storage components (only two) and simpler dynamics, 
when this special choice (C^ « 0) is used in the general 
cascade connection of the buck and boost power stages. 
With this specific choice, the circuit model in Fig. 7 
becomes the same as for the conventional buck-boost con­
verter except for the difference in polarity of the 
second d':l ideal transformer. 
Even though the obtained converter in Fig. 8a is 
already greatly simplified, let us see if it can be 
still further reduced. Namely, the converter in Fig. 8a 
still has two switches which in terms of hardware reali­
zations with transistors and diodes means higher switch­
ing and dc losses, hence lower efficiency. The impor­
tant question then becomes how these two switches could 
be reduced to a single one, and yet the dc conversion 
properties preserved. 
As seen in Fig. 8a inductor L appears to be 
"floating" and switching action (through S^ and S~) 
periodically grounds one and then the other inductor 
lead, thus producing an output voltage of positive 
polarity. If one of the inductor leads is grounded as 
in Fig. 8b, then single switch S performs the same 
action as previously S. and S^, except that now inver­
sion of the output voltage is obtained owing to the 
direction of inductor current. Therefore, if one is 
willing to sacrifice the noninverting property of the 
converter in Fig. 8a, the reduction of two switches 
and S„ to a single switch S can be achieved as illus­
trated in Fig. 8b. In fact, the converter in Fig. 8b 
is the conventional buck-boost converter of Fig. 1. 
This has now brought us to an important conclu­
sion: the conventional buck-boost converter is not an 
.independent circuit, but rather may be considered as a 
Special case of the cascade combination of the buck and 
boost power stage (special case with C^ - 0) in which 
the inversion of output voltage allowed reduction of 
the number of switches to one. 
Note, however, that this sequence of steps is not 
to be understood in the usual linear circuits and 
linear dependence sense. Namely, even though the 
cascade combination in itself is a linear combination 
(provided the elementary circuits themselves are linear), 
the elementary circuits here (buck and boost converters) 
are extremely nonlinear as also is their cascade con­
nection. However, this difference is alleviated since 
we are using linear, ciAcuit models for both dc and ac 
small-signal models of the converters, as shown in Fig. 
7, for example. It is therefore the last step, that of 
replacing a number of switches for the inverting 
property of the converter which is highly nonlinear, 
(and, of course, cannot be linearized.), which dis­
tinguishes this proceβs from the conventional linear 
equivalent circuit transformation steps, for example. 
However, despite that, the linear circuit models (both 
dc and ac small-signal) of the two converters in Fig. 8 
are the same (compare the model in Fig. 7 for C^ • 0, 
with that of the conventional buck-boost [3]), except 
that one is inverting while the other (Fig. 7) is not. 
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This may even appear to be a general result (of course 
assuming that all the switches are ideal, zero on-re-
sistance and infinite off-resistance). 
This view of the conventional buck-boost converter 
as being just a special case of one kind of cascade con­
nection of buck and boost converters, as opposed to the 
generic view of Section 3.1 and Fig. 5, might seem 
artificial at present. Nevertheless, this view is later 
in Section3.2 shown to be a very fruitful one, since it 
led naturally to the discovery of the new optimum topo­
logy switching converter and completion of the general 
theory of buck-boost converters. 
It may seem now that, with the conventional buck-
boost converter of Fig. 8b, the ultimate goal of opti­
mum topology (minimum complexity with maximum perfor­
mance) has been achieved. This is, however, not 60 
since the conventional buck-boost converter has two 
important drawbacks as demonstrated in Section 2 and 
illustrated in Fig. 2. Its input current is pulsating, 
which causes severe EMI (electromagnetic interference) 
problems, while its pulsating output current produces 
a significantly larger output voltage ripple compared, 
for example, to the buck power stage (which has con­
tinuous, nonpulsating output current): This was to be 
expected, since at the very beginning (Fig, 6) we com­
bined only the undesirable properties of the two origi­
nal converters, the pulsating input current of the 
buck converter with the pulsating output current of the 
boost converter. 
However, with maximization of the performance in 
mind, we can easily alleviate these problems by putting 
the boost power stage first, and then cascading it by 
the buck power stage as shown in Fig. 9. In this way, 
the same dc conversion function is produced, but now 
the desirable properties of the two elementary conver­
ters are combined: the continuous Input current of the 
boost converter and the continuous output current of the 
buck converter. 
V 9 -
V 
previous interval. Therefore, in distinction with the 
previous two cases, we have now a purely capacitive 
energy transfer, since a single, capacitance has taken 
the role of the energy transferring network, as did the 
Single inductance in the conventional buck-boost con­
verter employing purely inductive energy transfer. 
It is now clear that we cannot simplify the energy 
transferring network in this case, (as we did for the 
buck converter cascaded by the boost converter (Fig. 8), 
since it is already in the simplest possible form, con­
sisting of a single storage element, capacitance C... 
Therefore we cannot reduce the number of storage elements 
as we could before and all four storage elements are 
necessary. 
However, one fundamental question still remains 
to be answered for this favorable cascade connection: 
Is it possible, to reduce the number of switches 
in the converter of Fig. 9 from two to one, and at the 
same time achieve inversion of the output dc voltage? 
The answer to this question may be surprising, 
since it is affirmative as will now be demonstrated. 
The same question, when slightly rephrased, leads 
easily to the answer: we ask what actually should be done 
in the converter of Fig. 9 to cause inversion of out­
put dc voltage. Both boost and buck power stages are 
by themselves inherently noninverting and therefore 
the only Way the output voltage could be inverted is 
that the switching action causes the polarity of the 
energy transferring capacitance to be inverted when 
presented to the output (buck) circuit, and then inver­
ted back to positive polarity when in the input (boost) 
circuit. Therefore, if we concentrate only on the 
capacitance C- and the two switches S^ and S2 in the 
converter of Fig. 9, we quickly realize that the stated 
goal can easily be obtained as shown in Fig. 10. 
b) 
3 2
 9 2 
b o o s t b u c k 
Fig. 9 . Boost power stage cascaded by a buck power 
stage. 
Fig. 10. Topological reduction of the number of 
switches: a) two switches and noninversion 
of capacitance voltage; b) single switch 
and inversion of capacitance voltage. 
This converter will be referred to as a boost-buck 
non-inverting converter, in distinction to the converter 
of Fig. 6 which will be termed the buck-boost noninver­
ting converter. 
Let us now see how the energy transferring mecha­
nism is affected by this particular choice of cascade 
connection. As seen in Fig. 9 the switches and S« 
are now embedded inside the T-shaped network consisting 
of L^, L^, and C^, while in the buck-boost configuration 
(Fig. 6) they are outside of this Τ network of storage 
elements. It now becomes obvious that the capacitance 
C. is the only energy transferring device. Namely, 
during the interval D'Tg the capacitance enters the 
input circuit (series connection of source voltage and 
inductance L^) and accumulates energy in the form of 
stored charge. For the subsequent interval DT , capa­
citance C- is completely transferred to the output cir­
cuit to which it then releases the energy stored in the 
Hence, at the same time that the voltage polarity 
inversion of the capacitance C- is obtained, the reduc­
tion of the two switches S^ and S^ in Fig. 10a to a 
single switch S in Fig. 10D has been achieved. 
In this capacitive energy transfer, the originally 
grounded capacitance C. and the two switches (Fig. 10a) 
have been transformed into the "floating" capacitance 
C- and single switch S (Fig. 10b), which periodically 
grounds one and then the other end of the capacitance. 
Note, however, that the opposite is true for the induc­
tive energy transfer configuration in Fig. 8. There, 
the originally "floating" inductance with two switches 
(Fig. 8a) is transformed into a grounded inductance 
with a single switch (Fig* 8b). This comparison can 
be carried even further. For inductive energy trans­
fer, inversion of the inductor current (but not the 
polarity of the inductor) is necessary to achieve out­
put voltage inversion (Fig. 8), while for capacitive 
energy transfer, inversion of the capacitor voltage 
is necessary to realize the same goal. Furthermore the 
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capacitance C, and switch S in Fig. 10b can be consi­
dered to be in parallel, while in Fig. 8b the induc­
tance L and switch S are in series. Â general prin­
ciple, the dual natuhe. of the two storage elements, 
capacitors and inductors, and even the duality of the 
accompanying switching network, has been once again 
confirmed on the example of Fig. 8 and Fig. 10. 
Let us now introduce the topological transfor­
mation of Fig. 10 into the converter of Fig. 9 to 
obtain finally, the new switching converter shown 
in Fig. 11. 
N E W C O N V E R T E R T O P O L O G Y 
N E W S W I T C H I N G D C - T O - D C C O N V E R T E R 
s w i t c h d r i v e 
'Zl Q 
d c v o l t a g e g a i n i n p u t c u r r e n t i, d c c u r r e n t g a i n 
Tig. 11. The. new switching topology, employing capa­
citive. eneAgy transfer and independent of 
any particular. hardware realization of the 
switch S. 
A closer look at the interconnection of the 
storage elements in this new converter (Fig. 11) might 
for a moment cause a concern that the low-paSS nature 
of the storage element interconnections postulated for 
the generalized switching converter and represented by the 
low pass filter network in Fig. 3 is being violated here. 
However, this is not so, even though the capacitance C^ 
appears in a series branch (in series with inductances 
L- and L O because it effectively acts as a parallel 
branch either in the input circuit (for interval D'T^) 
or in the output circuit (for interval DT g). This is 
further confirmed later, by the canonical circuit model 
(Fig. Zl ) of this new converter, which clearly exhi­
bits low-pass nature, or by the experimental converter 
which does perform the basic dc conversion function. 
The representation of the new converter topology 
in Fig. 11 with the ideal switch S is essential, since 
it is independent of any particular realization of 
switch S. However, for practical implementation, 
nonideal hardware realization of the switch is used. 
Let us now investigate one such practical converter 
realization. 
3.3 Physical realization and basic operation of the 
new converter 
We now pose the task of implementing the switch S 
in Fig. 11 by a bipolar transistor and diode combination 
in a way analogous to that used in Fig. 1 for the three 
common power stages. The transistor is once again used 
in the switching mode, and the diode is used to supple­
ment its switching action and in turn works in synchro­
nism with it: when the transistor is on, the diode is 
off, and vice versa. It is, then, now not difficult 
to see that the switch S in Fig. 11 can be substituted 
by the bipolar transistor and diode combination as 
shown in Fig. 12. 
Let us now describe the operation of the circuit 
in Fig. 12. During the interval D'T = (1 - D)T when 
the transistor is off, the diode is forward biased and 
capacitance C- is charging in the positive direction as 
seen in Fig. I3b (switched network for interval D'T 
assuming negligible diode drop). The collector-to-
emitter voltage of the transistor is therefore positive, 
and it can be turned on for the subsequent interval D T R . 
Tig, 12. Hardware realization of the new switching 
converter using a bipolar transistor and 
diode to replace switch S in Tig. 11. 
However, as soon as it turns on, capacitance C- becomes 
connected across the diode, thus reverse-biasing and 
effectively disconnecting it from the circuit as in Fig. 
13a (switched network for interval DT assuming neglig­
ible saturation voltage of the transistor). During this 
interval DT , the capacitance C^ discharges through the 
load R and inductance L2> thus charging the output capa­
citance to a negative voltage as shown in Fig. 13a. 
Finally, to close the complete cycle, when the transis­
tor again turns off, the diode conducts again, thus 
providing the path for current i^ to charge the output 
capacitor C^, using stored energy in the inductance L 2 
as the energy source. This is the reason why this con­
verter, owing to its continuous output current (Fig. 12), 
has inherently much smaller switching ripple than the 
converters with pulsating output current (such as the 
boost or buck-boost converters of Fig. 1). 
a) i n t e r v a l d T s : b ) i n t e r v a l d ' T s : 
Tig. 13. Two switched circuit models of the new 
converter. 
The synchronous action of the transistor and diode 
can be compared with a See-Saw . Namely, when the tran­
sistor is turning on, it is pulling down the capacitor 
end (potential) on its side, while at the same time 
putting up (in magnitude) the other capacitor end (on 
the diode side). The opposite is true when the tran­
sistor is turning off. Thus, owing to this automatic 
see-saw action, the danger in having both transistor 
and diode on at the same time is eliminated. Note also 
that the symmetry does not hold any more, and that inter­
change of the diode and transistor in Fig. 12 would not 
function in the required see-saw manner. 
Even though the new converter in Fig. 12 con­
tains only one transistor switch, Figs. 12 and 13 reveal 
how it effectively behaves as a cascade combination of 
a boost stage followed by a buck power stage, in which 
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output voltage Inversion is obtained at the same time. 
The energy transferring capacitance C, plays a double 
role: it is the output capacitance or the input boost­
like circuit (consisting of transistor, V , L^, and 
diode) and also the negative voltage suppSy to the second 
stage (consisting of diode, C^, I^, C^* and R) which acts 
as a buck power stage. The same is true for the diode 
D, which performs the function of the diode in both power 
stages. 
It looks as though during the interval DT , the 
second nonexistent transistoA switch of the buci power 
stage connected the voltage source (here capacitance C. ) 
to its L 2, C 2 filter and load R, while at the same time 
the real transistor switch connected inductance to 
ground as is usual in a boost converter. Then, during 
the next interval, it looks as though the nonexistent 
transistor switch of the buck power stage turned off, 
thus disconnecting the voltage source (capacitance C^) 
from its L^, C~ filter and connecting through the 
diode to ground as is always the case in a buck power 
stage. It appears as though two switches are function­
ing, even though in reality only a single transistor and 
diode are used. This is probably why, owing to this 
merging of functions, it is not easy to recognize 
directly from Fig. 12 that the new converter is effec­
tively working as a cascade of boost and buck conver­
ters. As a matter of fact, the canonical circuit model 
in Section 4./ will confirm that the new converter has, 
except for the inversion, the same dc and dynamic (ac 
small-signal) properties as does the converter in Fig. 9 
(assuming of course ideal transistors and diodes). 
Let us now, before the extensive theoretical and 
experimental comparison with other converters in the 
next Sections, review first some of the outstanding 
features and advantages of the new converter that are 
immediately apparent. 
3.4 Advantages of the new optimum topology converter 
As seen in Fig. 12, this converter employs a new 
circuit topology which enables it to have both input 
and output current continuous. Hence, none of the pro­
blems present in the conventional converters (buck, boost, 
buck-boost) due to pulsating of either input or output 
current (or both) are present in the new converter. 
The new converter actually combines the desirable input 
properties of the boost power stage and the desirable 
output properties of the buck power stage (without 
acquiring any of their undesirable properties), and yet 
performs the general conversion function (increase or 
decrease of input voltage) of a conventional buck-boost 
power stage with considerably higher efficiency, as will 
be proven in the next Section. 
Even though there is no such thing as a dc-to-dc 
transformer (not physically realizable), the new con­
verter can be functionally considered as a true dc-to-
dc transformer, since both its input and output voltages 
and currents are very close to true dc quantities, owing 
to the negligible switching ripple. 
The new converter uses capacitive energy transfer, 
which will be shown later in Section 3.S to have much better 
energy storage and transfer capabilities than the con­
ventional inductive energy transfer mechanism. 
So far these were the same advantages brought by 
the favorable cascade connnection of a boost followed by 
a buck converter (see Fig. 9 also). However, the new 
converter of Fig. 12 has a number of additional advan-
 p. 
tages over it. First, the number of switching compon-
ents has been cut in half (one transistor and diode less). 
This immediately eliminates the need for the additional 
"floating" drive circuitry for the buck part of the con­
verter in Fig. 9, and leaves only the transistor referred 
to ground in Fig. 12 which does not need any special 
"floating" drive circuitry. Moreover, the switching 
losses, which represent an important part of the overall 
losses, are cut in half in the new converter, hence 
boosting the efficiency of the converter operation 
significantly. Hence the switching losses in the new 
converter become even equal to or lower than (as demon­
strated in the next section) the losses in the single-
switch converters of Fig. 1. 
Once again, the new converter of Fig. 12 has 
acquired a desirable property of the boost converter in 
not requiring special drive circuitry, since its tran­
sistor is with grounded emitter, and not the unfavorable 
one of buck and conventional buck-boost converters in 
requiring "floating" drive circuitry. 
From the analysis in Section 2, it follows that 
the continuous input and output currents are the most 
desirable characteristics, and lead alone to outstanding 
converter performance. Thus, the following conclusion 
can be made. 
The new dc-to-dc converter [Fig. 11 OA 12) has an 
optimum topology {maximum performance for the minumum 
number of components). Namely, to have both input and 
output current continuous, one needs two inductances, 
one in series with the input source, the other in series 
with the load. To obtain a dc level conversion, an 
energy transferring netwoAk with storage capabilities 
must be used. Here it is a single capacitance. To 
enable it to serve as an energy transferring device, 
at least one switch is necessary. Here it is the 
single switch S in Tig. 11 or the bipolar transistor 
and diode combination in fig. 12. Finally, an output 
capacitance, even though not essential for proper 
operation of the converter, i& put across the load 
further to reduce output voltage ripple. 
It is rather surprising that just this new opti­
mum topology switching converter (Fig. 11 or Fig. 12) 
was the only one missing in the complete structure of 
the buck-boost converters. Let us therefore now review 
the structure of all converters performing the buck-
boost function and generated by two different cascade 
connections of basic buck and boost power stages, and 
include the new converter. 
3.5 General theory of buck-boost converters 
With the invention of the new converter, the 
previously incomplete picture of buck-boost and boost-
buck switching converters can be completed as shown in 
Fig. 14. 
b) 
c| L , L 2 
C 0 4 = < R 
14. Complete topological structure of buck-boost 
and boost-buck converters: a) buck-boost 
noninveAting; b) buck-boost inverting; c) 
boost-buck noninveAting; d) boost-buck inver­
ting [new converter). 
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Fig. 14 shows all four possible different topo­
logies to realize the buck-boost function, either in 
noninverting or in the inverting form. The new con­
verter in Fig. 14d has filled in the gap previously 
existing, and has completed the topological view of 
these converters. 
A useful summary of the three possible energy 
transferring mechanisms is also transparent in Fig. 14, 
which shows mixed energy transfer employing both induc­
tive and capacitive energy transfer (Fig. 14a with 
φ 0), purely inductive (Fig. 14a with C = 0 and 
Fig. 14b) or purely capacitive (Fig. 14c and d). 
It now becomes apparent that for achieving the 
general dc conversion function, the particular storage-
element content of the energy transferring network is 
not so important as the way the complete network is 
switched between input and output circuits: being 
completely in the input circuit during one interval 
(DT g), and then completely in the output circuit during 
the subsequent interval. Hence, ideally at no time is 
it connecting the input and output circuits. This is 
in clear distinction with the ordinary buck and boost 
power stages in which the energy transferring network 
connects the input and output circuits for a portion 
of the switching period. 
It seems now appropriate to compare the inductive 
energy transfer principle which is used in all so far 
known converters (such as the Weinberg, Venable, and a 
number of others), with the capacitive energy trans her 
first encountered in the boost-buck converter of Fig. 9 
and the new converter of Fig. 11. While in the first 
kind the energy is accumulated in the inductor in the 
form of a magnetic field, in the second the energy is 
stored on the capacitor in the form of an electric field. 
We can now compare easily their storage capabilities. 
Electrostatic energy stored in capacitance C with voltage 
V is Ε - CV /2, while the electromagnetic enejgy 
stored°in inductor L with current I is Ε - LI 12. For 
example, for C - lpF and V - 50V, Ε = 1.25mJ, while 
for L - 2.5mH and I - 1A, it is also E^ » 1.25mJ. How­
ever, the physical size and weight of a luF, 50V capa­
citor are negligible compared to those of a 2.5mH, 1A 
inductor. Therefore, capacitive energy storage has 
much better storage capability per unit size or weight 
than does inductive energy storage. This becomes of 
prime importance for switching converters, since their 
weight and size reduction is sometimes the primary goal 
(aerospace applications, for example). 
Comparison of the complexity of these converters 
shows those with inductive energy transfer to be of 
second-order (two storage elements), while those based 
on capacitive energy transfer are of the fourth order 
(four storage elements). Nevertheless, their higher 
complexity is outweighed by their superior performance, 
since the converters in Fig. 14a and b require at least 
one section of input L,C filter and still have a much 
worse output characteristic because of pulsating output 
current (as discussed in Section 2 and in the extensive 
comparison of Section 5 ). 
Since the resulting dc and ac small-signal circuit 
models of all the converters in Fig. 14 are linear 
models, a close analogy with linear vector fields can 
be made as shown in Fig. 15, which also emphasizes the 
generic properties of the cascade connection of buck 
and boost converters. 
As seen in Fig. 15, the basic buck and boost con­
verters are considered as abstract entities: the ele­
mentary vectors are defined along coordinates repres­
enting the first and second stage of the cascade con­
nection. Then, the noninverting converters (buck-boost 
and boost-buck) of Fig. 14a and Fig. 14c are obtained 
S E C O N D 
S T A G E 
'buck-1 
+-
(Λ 
Ο 
boost j 
noninvert ing 
-û \jf\J ι r eg ion 
Z _ i _ . 
/ I boost - buck 
Ο / I Z> 
SI 
new ! "7 b u c k I boost "~ 
converters^ / 
*r j / 
inver t ing 1 J 
region 1 * 
iconven 
1 tional 
Fig. 15. Linear vector analogy oh the generation oh 
converters in Fig. 14 by cascading the basic 
buck and boost converters. 
as their linear combination, while the corresponding 
inverting converters (Fig. 14b and Fig. 14d) are 
defined as vectors of the same magnitude but opposite 
sign (direction), thus in the third quadrant on Fig. 
15. In particular, a previously missing link establi­
shing the new converters of Fig. 14d is shown in Fig. 15 
by a dotted line vector. 
Note, however, that this analogy even becomes 
accurate if the converter models, instead of the con­
verters themselves, are considered as abstract vectors 
in Fig. 15. Namely, both inverting converters (Fig. 14b 
and d)have the same dc and dynamic (ac small-signal) 
models as their noninverting counterparts, except for 
the inversion property. The same fact is clearly 
marked on Fig. 15 in having the same magnitude but 
opposite Sign, for their abstract representations. The 
fact that the new converter (Fig. 14d) has the same dc 
and dynamic properties as its counterpart (Fig. 14c) 
except for the inversion property is demonstrated later 
in Section 4 . / . 
The region defining the general buck-boost 
function in Fig. 15 is shown shaded. The remaining 
unshaded region in the first quadrant defines 
specialized functions: buck (obtained by buck-buck 
cascade connection) and boost (obtained by boost-boost 
cascade connection). Besides their special function, 
they also do not have their corresponding inverting 
counterparts as does the buck-boost connection. For 
these and some other combinations to be practically 
useful, they have to be related to a rather special­
ized problem. Just recently and concurrently with 
this work, such cascade connections have been studied 
for the first time,[9] and [10]#but in a quite different 
context, in connection with one specialized problem — 
reduction of the surge current in switching regulators 
for color television applications. 
3.6 Correlation among buck, boost and new converter 
topologies 
We now recall that the three common converters 
(buck, boost and buck-boost) of Fig. 1 may be considered 
as generated by cyclic rotation of the series connection 
of the energy transferring inductance L and a single-
pole double-throw switch S, between input (source) and 
output (load) circuit, as was explained in Section 3.1 
and shown in Fig. 5. 
Let us now find a similar interpretation for the 
generation of the new converter topology, along with 
that for the two basic converters, the buck and the 
boost. But in distinction with the previous method, 
and in order to enhance common features of the latter 
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three converters, we now look at: the buck converter 
with input filter, the boost converter with output 
filter, and the new converter> as shown in Fig. 16. 
a) b u c k c o n v e r t e r w i t h i n p u t f i l t e r : 
n o n i n v e r t i ng 
V 
= D 
b) b o o s t c o n v e r t e r w i t h o u t p u t f i l t e r : 
n o n i n v e r t i ng 
\£, D' 
i n v e r t i ng 
V D 
D' 
Tig. 16. 
Because of the general dc conversion property 
(increase or decrease of input dc voltage), it is 
appropriate to compare the new converter (Fig. 16c) 
with the conventional buck-boost converter (Fig. 8b) 
to which an input LC filter has been added. Then, both 
converters have the same number of storage elements 
(four) and switches, and possess a nonpulsating input 
current. The detailed comparison of Section^, how­
ever, shows that the new converter, for the same storage 
elements and switching components, leads to the signi­
ficantly higher efficiency and smaller switching ripple 
owing to its optimum Interconnection of the components. 
The representation of the converters in Fig. 5 and 
Fig. 16 provide an interesting correlation among the 
generation of the buck, boost, conventional buck-boost, 
and the new converter topologies. However, a slightly 
different topological view of the converters of Fig. 5 
and Fig. 16, shown in Figs. 17 and 18 respectively, 
still calls for further revision of the look at the two 
"basic" converters, the buck and the boost converter, 
initiated earlier in Section 3.1. 
Generation of the three converters: buck 
with Input {filter, boost with output fitter, 
and new converter by cyclic rotation of the 
parallel connection of capacitance C and 
switch S. 
It now becomes apparent that all three converters 
in Fig. 16 may be generated by cyclic rotation (counter­
clockwise) of the parallel connection of capacitance C. 
and single-pole double-throw switch S between the input 
circuit (now consisting of a voltage source in series 
with inductance L_) and the output circuit (now consis­
ting of inductance in series with load R). Once 
again the striking dual nature of the two generating 
procedures becomes transparent: the cyclic rotation of 
the Series combination of inductance and switch is sub­
stituted here by the parallel combination of the capa­
citance and switch S. 
When comparing the new converter with the buck or 
boost converter, it seems appropriate to make the com­
parison with their versions in Figs. 16a and 16b. This 
way, all three converters in Fig. 16 have the same 
number of storage elements (four), and similar perfor­
mance characteristics in that both input and output 
currents are nonpulsating. However, the new converter is 
still superior in that it is capable of both increasing 
and decreasing the input dc voltage, while the other two 
converters are not. In a practical realization with a 
transistor and diode, there could be some additional 
advantages. For example, the buck converter, unlike 
the new converter, needs special drive circuitry, and 
the boost converter may have less favorable frequency 
response than the new converter. 
In addition to these advantages, some useful 
extensions [6] are applicable only to the unique topo­
logy of the new converter. For example, coupling of 
the inductors in the new converter substantially reduces 
both the output current and voltage switching ripple 
[6], but such coupling is not feasible for the other 
two converters in Fig. 16a and b. Similarly, the new 
converter topology permits a hardware realization of 
switch S such that both positive and negative regulator 
functions are obtained in a single unit [6], a feature 
not present in any other switching dc-to-dc converter. 
Moreover, the desirable properties of isolation and 
multiple outputs can be directly incorporated into the 
unique structure of the new converter [7], while In the 
buck or boost this is not possible by such simple means. 
a) 
V g ^ L l c 
>buck converter 
boost c o n v e r t e r ^ 
b) • conventional buck-boos t 
.1 cJ_ 
convent ional b u c k - b o o s t < 
Tig. 17. Bidirectional view of the converters of Tig. 
5: a) both buck and boost function origin­
ate from single topology; b) conventional 
buck-boost Is symmetrical both topologlcaily 
and functionally. 
As seen in Fig. 17a, there is only one basic con­
verter topology, which realizes either the buck or the 
boost function depending upon where the input is applied 
and the output taken (heavy line: buck function; dotted 
line: boost function). The particular hardware reali­
zation of the switch S, by use of the bipolar transistor 
and diode combination, differs in function in the two 
directions. Hence, the importance of the structural 
representation in Fig. 17a via ideal switch S. 
This now explains why the cascade connection of 
the buck and boost converters in Fig. 6, and its 
derivative, the conventional buck-boost converter of 
Fig. 17b, are symmetrical topologies having the same 
general dc conversion function in both directions. 
Namely, in the converter of Fig. 6, the output boost 
stage is actually working as an input buck stage in 
the opposite direction. Similarly, its input buck stage 
becomes an output boost stage in the opposite direction. 
In an analogous manner, the single topology of 
Fig. 18a leads to the buck converter with input filter 
in one direction (heavy lines) and to a boost converter 
with output filter (dotted lines) in the other direc­
tion. Again in the new converter of Fig. 18b, the out­
put buck-like circuit becomes an input boost-like con­
verter in the opposite direction, thus producing the 
same general dc conversion function and resulting in 
the symmetrical topology. The same is, of course, also 
true for the straightforward cascade connection of a 
boost converter followed by a buck of Fig. 9. 
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α) 
r • 
ι 
— ^ b u c k conver ter wi th input fi lter 
- L c 2 J X , 
b) 
boos t conver ter wi th output f i l te rs 
— » ^ n e w converter 
new c o n v e r t e r * 
D ' : I I : D 
Fig. IS. Bidirectional view of the conveniens of Fig. 
7 6 : a) buck conventen. with input filten and 
boost conventen with output fitter originate fnom single topology; b) new converter is 
symmetrical both tjopologicalJuy and functionally. 
Thus, an important conclusion can be made: there 
is only one single switching converter topology, that 
of Fig. 17a, which is the foundation for the develop­
ment of other basic converters: buck, boost, conven­
tional buck-boost and new optimum topology switching 
converters. 
4 MODELLING AND EXPERIMENTAL VERIFICATION OF THE 
NEW SWITCHING CONVERTER 
Fig. 20. Linear circuit model {both dc and ac small-
signal) of the new switching converter in 
Fig. 11. 
By use of the equivalent circuit transformations 
and with help of dc relations (1), the circuit model of 
Fig. 20 can be transformed into the canonical circuit 
form shown in Fig. 21. 
L G - ( V 2 + V Z ) 
D ' : D 
Fig. 21. Canonical circuit model of the new switching 
converter in Fig. 11 with none of the para­
sitic elements included. 
In order experimentally to verify both steady 
state (dc) and dynamic (ac small-signal) properties of 
the new switching converter, equivalent circuit models 
and particularly the canonical circuit model of Fig. 3 
are developed first, following the general method of 
modelling described in [2,3,4J. 
4.1 Modelling and analysis of the new switching 
converter 
By use of the two switched circuit models for the 
new converter (Fig. 13) and the hybrid modelling or the 
circuit averaging technique for the continuous con­
duction mode [2,3,4], the basic circuit averaged model 
of the new converter results as shown in Fig. 19. 
The element values in Fig. 21 are defined as 
j(s) = — f - (1 - sCRD') 
D | ZR 
d ' : I I : d 
Fig. 19. Basic circuit averaged model of the new 
switching converter 
The usual perturbation and linearization steps 
[2,3] lead to the linear circuit model (both dc and 
ac small-signal) in Fig. 20. 
From the circuit model in Fig. 20 one can easily 
obtain the complete dc relations as 
Let us now discuss the significance of this 
result. First, the effective filter network H e(s) 
postulated in Fig. 3 consists now of two loW-paSS LC 
filter sections, whose element values are now duty 
ratio dependent as seen in (2). It demonstrates that 
the effective filter network is of loW-paSS nature 
(even though capacitance C appeared to be in series in 
the new converter of Fig. Il) as required to pass the basic 
dc signal, and that it could be of higher order (not 
only of order two as in canonical models of the con­
verters in Fig. 1). 
Second, foK the first time a frequency dependence 
appears in the current generator j(s)î (4) of the 
canonical circuit model (Fig. 20), while the voltage 
generator e(s)d (3) exhibits a Second-onder frequency 
dependence in contrast to the first-order dependence 
in a number of other converters [2,3]. Both of these 
results, (3) and (4), directly confirm the general 
modelling predictions made earlier [3] by use of 
canonical circuit model formulas. In fact, the canon­
ical circuit model of Fig. 21 could have been obtained 
directly by use of only these formulas and the state-
space description of two switched networks in Fig. 13 
as demonstrated in [2]. 
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Note that the boost-buck noninverting converter of 
Fig. 9 would result in the same model given by Fig. 21 
and equations (1) through (4) except for the noninverting 
polarity of the transformer in its model. Thus, assuming 
negligible effect of the nonidealities of the transistor, 
switches, and diodes used in their hardware realization, 
the same steady state (dc) and dynamic (ac) response 
would be obtained. 
In order to determine the frequency response, H e(s) 
and e(5) are needed to find the open-loop line to out-
put and duty ratio to output transfer functions 
Gv • ^ 2 ^ Gvd " ^2^· B y u s e o f e i t n e r t n e general 
formulas L^>3] orV?rom the circuit model in Fig. 21, we 
obtain 
H E ( S > - P L Ï J (5) 
where 
L e + L 2 , 2 . Ce Le L2 3 
S P(s) - 1 + - γ - * * (L eC e +L 2C 2+L eC 2)s + R 
4 
+ Le Ce L2 C2 (6) 
It is now of some practical interest (as will be 
demonstrated on the experimental test circuit) to find 
what conditions should be satisfied that this 4th order 
polynomial can be analytically separated in terms of 
two second-order polynomials. 
Suppose that P(s) is approximated by the product 
of two second order polynomials as 
As discussed in [2,3], even only a single rigjit 
half-plane zero (nonminimum phase network) poses sig­
nificant problems in stabilizing the loop gain T, which 
directly depends on this open-loop transfer function 
G v d(s), Then, the complex pair in the right half-plane 
would even more exaggerate this problem. 
Nevertheless, for practical applications the 
situation is not so unfavorable as it may look at first 
sight. Namely, in the model of Fig. 21 the inductances 
have been considered ideal, and their parasitic resis­
tances R ^ and R^2 which are always associated with 
them have not been included. These parasitic resistances, 
however, being the only dissipative dements besides 
the load R, can significantly affect converter properties. 
They can have a profound effect upon the dc properties 
and also a stabilizing effect upon the ac properties, as 
will be demonstrated. 
Inclusion of the parasitic resistances R^ - and R^2 
is easily made in the previously outlined modelling pro­
cedure, and leads to the canonical circuit model of 
Fig. 22. 
R
* ^ Ria - ( V 2 + 0 2 , 
D : D 
P ( E ) « (1 + γ s + L eC es 2)(l + γ s + L 2C 2s 2) (7) 
Comparison of (6) and (7) reveals that (6) is well 
approximated by (7) if the following inequality condi­
tions are satisfied 
Ce » C2 
C e » L2/R 
(8) 
If, in addition, the inductances L ß and L 2 are of the 
same order of magnitude, the two pairs of complex poles 
ôf H ß(s) resulting from (7) are Well Separated, with 
their respective corner frequencies and Q factors given 
by 
c2 
2TT/L C 
< e e 
'2"2 
ω , L 
cl e 
wc2 L2 
(9) 
Fig. 22. Canonical circuit model of the new switching 
converter in Fig. 11 with the series para­
sitic resistances R
 ? and R 0 of the two 
inductors included. % L 
The element values in Fig. 22 are defined as 
E 1 ( S ) - - K L 1 + 8 
Le / R a 2 
— - R C D 1 1 + — 
R e e \ R 
+ s L C D 1 1 + 
e e 1 
jx(s) 
D , 2R 
s C RD' I 1 + 
e 1 
12 
(ID 
(12) 
Therefore, if the conditions (8) are met, the frequency 
response of the open-loop transfer functions G can 
easily be sketched by inspection with the helpV§f (9), 
since the two pairs of complex poles of (5) are well 
separated. 
Note that the switching action now introduces into 
the duty ratio to output transfer function G ^ a pair 
of complex zeros given by (3), in addition to the poles 
of the effective filter network H (s) given by (7), 
since G ,(s) = e(s) G (s). Moreover, the complex zeros 
are in ?ne right halftone, owing to the negative 
linear term in s in e(s) given by (3). This should be 
compared with the single real right half-plane zero for 
the conventional buck-boost converter (see [2,3] for 
example). 
From the circuit model in Fig. 22 and by use of 
(10) the dc voltage gain, which now includes the 
effect of parasitics, is obtained as 
1 + 
JA 
R 
D \2 (13) £2 
R 
while similarly as before, the dc current gain is not 
affected and remains 
(14) 
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thus leading to the efficiency η defined by £.2 Experimental verification of the modelling 
predictions 
1 +
 R \ D 1/ + R 
(15) 
Let us now examine more closely what consequences 
the inclusion of parasitics has upon the frequency 
response. Since the parasitic resistances R^ - and R^2 
are in reality small compared to the load R, that is 
A new switching converter (Figs. 11 and 12) was 
constructed as shown in Fig. 23 with the following 
switching elements: transistor D44H10 and diode 
TRW PD9050. Since series parasitic resistances have 
been shown to have a profound effect upon the converter 
characteristics, they are measured and included in the 
model (and circuit description in Fig. 23 as well). 
R u « R. R £2 « R (16) 
their effect upon the position of the two corner fre­
quencies f j^ and f c 2 is negligible and they are still 
very accurately predicted by (9). However, their Q 
factors will be appreciably affected. The same is 
true for the numerator polynomial e^(s) which is under 
(16) approximated by 
e l ( s ) - - 2 1 - s |— - R C D' Ι C D 1 + s L C D1 e e e e (17) 
As seen from (17) two complex zeros of e^(s) can 
now become Ld{t halfaplane, zeros if the following con­
dition is met: 
- R C D ' < 0 
R e e 
(18) 
Therefore, owing to the corrective term R C D ' 
originating from the parasitic resistance R^,etf?e 
frequency response may be qualitatively changed to a 
minimum phase frequency response and stabilization 
problems substantially reduced. This is, however, what 
should have been expected, since the input series 
resistance R ^ effectively adds more damping to the 
converter. 
As before, the corner frequency remains virtually 
unaffected and the same as in (3), that is 
new converter 
V 9 -
- V 2 
' t id* ' 2 
dm/o ν pmosq α,φ | R 
Fig. 2 3 . Experimental test circuit far the new swit­
ching converter oh Figs. 11 and 12. 
For purposesof experimental verification the fol­
lowing values were used: 
V - 5V, 
g 
C x « lOOyF, 
L 2 = 6.5mH, 
R u « 1.0Ω, 
f
 8 - 40kHz 
C 9 « 0.47yF, 
L x - 3.5mH, 
R £ 2 » 0.4«, (20) 
R = 75Ω 
Note that for these experimental values, the converter 
operates in the continuous conduction mode (for the 
range of duty ratios D involved), as can easily be 
checked using the results in [5]. Hence it will behave 
as a two-state converter, and the modelling results 
developed directly apply. 
Lzl 
2T T / L C D f 
J e e 
(19) 
VC gain measurements 
Comparison of (19) and (3) now shows that complex 
zeros at f ^  almost completely cancel the influence of 
complex poles at f -, since they are very little sepa­
rated (f z l - f / W'K thus giving a second-order 
response with effective complex poles at f
 2 for the 
G , transfer function (see computer generated graph in 
Fig. 26). Note also that the first pole at f . is 
dependent on duty ratio D, since L C • L-C / S * 1 , while 
the pole at f c 2 is not. e e 1 1 
Therefore, once again it is confirmed that the new 
switching converter (Fig. 11) has acquired the desirable 
dynamic properties of the buck converter in having second-
order behavior with corner frequency f
 2 - 1 / 2 T T / L 2 C 2 
independent of duty ratio D, and in nof having any right 
halfaplane zeros as do the boost and buck-boost conver­
ters. Nevertheless, the line to output transfer 
function is still of the fourth order (Fig. 25) giving 
an excellent audio-susceptibility characteristic. Thus, 
the new converter has a very desirable frequency response, 
which is easy to stabilize once the feedback loop is 
closed in switching regulator applications. 
Let us now confirm these theoretical analytical 
predictions with exact computer generated dc gain and 
frequency plots, and with experimental data obtained 
from the test circuit. 
First, the dc conditions are verified. By use 
of experimental values (20) in (13), the dc voltage 
gain is plotted as a function of duty ratio D as shown 
in Fig. 24. As seen in Fig. 24, the experimental data 
for the dc voltage gain measured on the circuit of 
Fig. 23 are in good agreement with the theoretical 
predictions. 
d c g a i n 
5 1 -
0 0 
Fig. 24 Theoretical and experimental dc gain char­
acteristics oh the boost-buck converter oh 
Fig. 2 3 . 
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Another verification, of the dc voltage of 
the energy transferring capacitance C,, confirmed that 
it doeβ change according to V^/V - 1/D', or the same 
as the gain of the boost convertir. This confirms that 
capacitance is indeed to be considered as the out­
put capacitance of the boost converter, a fact which 
may not be so obvious from the converter circuit in 
Fig. 12. 
Frequency response measurements 
For ac small-signal frequency measurements, the 
steady-state operating point was chosen to be at 
D » 0.5. With this and definitions (1), inequality 
conditions (8) become 400yF » 0.47yF and 400yF » 1.15yF 
respectively, and are well satisfied. Hence the two 
pairs of complex poles are well-Separated and can be 
calculated from (9) as 
f c l - 133Hz, f 2 » 2.8kHz (21) 
The condition (18) for complex zeros to be in the 
£e£t half-plane is also satisfied since LjK - R C D * 
* - 154ysec is negative, and its corner frequency ι ^ 
given by (19) becomes 
f . * 190Hz (22) 
zl 
two pairs of complex poles are well-Separated (more than 
a decade apart) and the corner frequencies obtained 
from the plot agree very well with their computed 
estimates (21). 
The same computer program was then used to plot 
the duty ratio modulation transfer function 
G . * e.(s)G as shown in Fig. 26. As seen from the 
piiase plot, ?ße complex zeros are indeed in the left 
half-plane (minimum phase response) as was predicted 
by the satisfaction of inequality condition (18). In 
addition, the corner frequency f ,, whose position is 
accurately predicted by (22), is Indeed very close to 
f . and causes almost complete cancellation of their 
effects on both magnitude and phase characteristics. 
Note, however, that when the parasitic resistance R p 1 
is reduced from 1.0Ω to 0.2ft, the inequality condition 
(18) is violated and the complex zeros become right 
half-plane zeros. This fact has also been confirmed 
on the phase response of G , by use of the same com­
puter program NEW, but witi? - 0.2Ω. 
Finally, the duty ratio modulation transfer 
function G ^ was measured using the familiar describing 
function measurements [8], and excellent agreement with 
the theoretical frequency response is observed (see 
Fig. 26). 
The computer program NEW was used to generate the 
exact frequency response for the line transfer function 
G obtained from Fig. 22, and is plotted in Fig. 25 for 
till experimental values (20). As seen in Fig. 25, the 
p h a s c ( * J 
H-90 
180 
-270 
Fig. 2 5 . Theoretical magnitude and phase frequency 
response of the line transfer function 
Gx,n = n i0/L *-nQ- n e w ^^^àilng converter 
phäse( 9)j 
-180 
ΙΟΗζ 
100 HZ 10 kHz 
Fig. 26. Theoretical and experimental frequency 
response of the duty ratio modulation trans­
fer function = v^d for the new switching 
converter of F<tg. 2 3 . 
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COMPARISON OF THE NEW CONVERTER AND CONVENTIONAL 
BUCK-BOOST CONVERTER 
In this Section an extensive theoretical as well as 
experimental comparison is made between the new converter 
and the conventional buck-boost converter to which an 
input filter has been added. This, and the same com­
ponent element values as well as operating conditions 
for the two converters, enable a convenient common ground 
for comparison. The two converters are then compared 
with respect to the most important performance parameters, 
namely: switching ripple, efficiency (with separate 
analysis of transistor switching and dc losses as well 
as parasitic resistance losses), electromagnetic inter­
ference (EMI) problems, complexity of the transistor 
drive circuitry, effect of the effective series resis­
tances (ESR) of the capacitors, and converter size and 
weight reductions resulting from potential increase of 
the switching frequency f . At all these comparison 
points, the new converter is shown to be superior. 
After the detailed theoretical and experimental 
comparisons, the important advantages of the new con­
verter are concisely summarized. 
5.1 Experimental test circuits of the two converters 
Two experimental test circuits have been built, 
one employing the new converter topology and the other 
the conventional buck-boost converter with an input 
filter as shown in Fig. 27. 
The addition of the input ^»C^ filter to the con­
ventional buck-boost converter is invariably required 
to smooth out the input current switching ripple. This 
then provides a convenient comparison ground for the 
two converters in Fig. 27. Now both converters have 
continuous input current in addition to performing the 
same general dc conversion function with output dc vol­
tage inversion. Moreover, both now consist of the Same 
components. They, however, differ In the way these com­
ponents are Interconnected. Therefore the effect of two 
different converter topologies upon the performance 
characteristics can now be extracted. 
a ) n e w c o n v e r t e r a ) new c o n v e r t e r 
r^ VTftP- •+ ΪΓ "ι wk-'^fSz—nf 
ÎN2880 i s v » W - Ä C2={= 
b) c o n v e n t i o n a l b u c k - b o o s t w i t h i n p u t f i l t e r 
Rf, [t 2N2S80 id - y 2 
- Γ Π — I | R t 2 
c 2 ± s R 
Fig. 2 7 . Two conveAte/Lo a o e d foK experimental and 
theoKetical comparison employ the same com­
ponents bat different topologies. 
For comparison purposes, the same component element 
values are used for both converters, and are 
R £ l = 1.0Ω, L x = 3.5mH, 0χ = lOOyF, R = 75Ω 
R Ä 2 = 0.4«, L 2 = 6.5mH, 0 £ = 0.47uF (23) 
The same operating conditions are also used: 
V g = 5V, D s 0.6, f = 40kHz (24) 
OV 
V C E J 
v 2 
v 9 
1 1 1 1 1 1 1 1 1 1 
v e r t i c a l s c a l e s > 
Vç£ -co l lec tor emi t ter 
v o l t a g e ( IOV /d iv ) 
V g , V 2 - I V / d i v 
i i - 5 0 m A / d i v 
ι > 2 
O A 
h o r i z o n t a l s c a l e 5>«tsec/div 
b ) c o n v e n t i o n a l b u c k - b o o s t w i t h i n p u t f i l t e r 
0 V 
X 
/-
Vq \ 
- j d 
1 
i. 
1 1 , 1 1 , 1 1 1 1 1 
i d - 50 m A / d i v 
O A 
Fig. 1%. Comparison of the output voltage and current 
switching ripple of the two converters of 
Fig. 2 7 . 
The switching components employed are: transistor 
2N2880 and diode TRW SVD100-6. With the two converters 
now completely defined, we turn to detailed experimental 
and theoretical comparison. 
5.2 Switching ripple comparison 
Since the output stage of the new converter in Fig. 
27 represents essentially a buck power stage, the output 
current ripple Ai 2 can be computed as for the buck con­
verter, that is Δϊ 2 = V^'T /L 2 jor for values given in 
(23) and (24), as 5i 2 « 14.SmA. The output voltage 
ripple Δν« is similarly obtained as 
(25) 
8L 2C 2 
Numerically, Δν 2 β 95.5mV in close agreement with the 
actual output voltage ripple shown in Fig. 28a displaying 
the actual oscilloscope waveforms of the new converter. 
Again, the new converter has retained the good ripple 
properties of the buck converter: output voltage ripple 
is independent of the load current, and decreases
 2 
sharply with increase in switching frequency (as 1/fg )· 
This is a consequence of the nonpulsating output cur-
Kent i2» also shown in Fig. 28a. 
However, the buck-boost converter still has pulsa­
ting output current i^ (diode current) as shown in Fig. 
28b. The immediate consequence is that the output vol­
tage ripple Δν 2 is load-current dependent and obtained as 
D R C 7 r 
(26) 
For the same element values (23) and (24) as in the new 
converter, the output voltage ripple from (26) becomes 
Δν 2 - 3V (here v«(0 ) -7.6V from Fig. 28b is used in­
stead of V 2 * 6.3V since ripple is large and (26) is 
strictly applicable only for small ripple). This is 
quite close to the actual measured ripple of Δν 2 = 2.8V 
from the output voltage waveform in Fig. 28b. 
Therefore, with use of the same element values in 
both converters, the output voltage ripple was reduced 
from a totally unacceptable 44% in the conventional buck-
boost converter to less than 1.5% in the new converter. 
Hence a 30:1 ripple reduction has been achieved just by 
use of the new converter topology. Moreover, this ratio 
becomes even proportionally much bigger with increased 
switching frequency f , duty ratio D and increased loads 
(R < 75Ω). 8 
Since the voltage ripple in Fig, 28b is completely 
unacceptable, one would have to resort to some means of 
reducing it. As seen in (26) the ripple would be re­
duced by substantial increase of capacitance C 2 > but at 
the same time size and weight would be proportionally 
increased. The other possibility, increase of switching 
frequency f , would, because of increased switching 
losses, degrade further the efficiency of the conven­
tional buck-boost converter in Fig. 27b. Moreover, by 
increase of switching frequency, the output voltage 
ripple Δν 2 in the new converter woujd decrease at a 
much higher rate, owing to the 1/f dependence in (25) 
as compared to only l/f8 dependence in (26). 
As a conclusion, the new converter (Fig. 27a) out­
performs in every respect the conventional buck-boost 
converter (Fig. 27b) as far as the output switching 
ripple is concerned. 
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5.3 Comparison of the transistor and diode dc losses 
and transistor switching losses for the idealized 
R 
•9,2- -01 
A substantial part of the total converter losses 
is due to the dc losses in the transistor and diode, 
which come from their nonideal nature. Namely, when 
the transistor is on, the collector-emitter voltage V^ E 
is not zero (as it is for an ideal switch S), but some 
saturation voltage Vg^, on the order of 0.3V-1V. Like­
wise, the diode has some forward voltage drop V_ of the 
same order. Since and ν
ρ
 increase very little with 
increase of dc current, the dc losses are approximately 
proportional to the dc currents. Hence we compare the 
dc transistor and diode losses of the two converters 
by comparing their respective dc currents (when they 
are on, since their dc losses are negligible in the off 
state). In fact, by assuming Vg^, and VU constant a 
conservative estimate for the comparison of dc losses 
will be obtained, since transistor and diode with higher 
V as well, hence even 
r 
Π v e r t i c a l s c a l e s 
i
 ( } i t - 5 0 m A / d i v 
h o r i z o n t a l s c a l e 5 > n s e c / d i v 
0 V 
current will have higher Vg^, and 
higher losses. 
Let us for the moment assume that the inductors in 
the two converters of Fig. 27 are ideal (R - β R 
because we will return to the real case 
in section 5.5. 
12 
12 
0) 
0) 
At first sight, it seems that the transistor and 
diode dc losses are higher in the new converter (Fig. 27a) 
since the Sum of the input and output currents (i^ + i«) 
passes through its transistor when it is on, while in the 
conventional buck-boost converter (Fig. 27b) only the 
input current passes through its transistor. Likewise, 
when the transistor is off, both input and output currents 
(i- + i^) pass through the diode in the new converter, 
while only the output current passes through the diode 
in the conventional buck-boost converter. However, this 
is only an illusion as clearly illustrated on the actual 
oscilloscope waveforms of the four currents i^, i„, i t 
and i , shown in Fig. 29 for the new converter, and in 
Fig. 9o for the conventional buck-boost converter. As a 
matter of fact the actual comparison of Figs. 29 and 30 
shows that the transistor and diode currents are higher 
for the conventional buck-boost converter than for the 
new converter. This is, however, not a mere coincidence, 
but a consequence of the parasitic resistances R . and 
R£,2 (wn*cn> °f course, cannot be excluded from tne actual 
measurements as they can from the analysis) as will be 
explained in Section 5.5. Let us, now, go back to the 
V C E 
J _ J L 
i 2 , i d " 5 0 m A / d i v 
O A 
Fig. 2 9 . Comparison of input and output currents with 
transistor and diode currents for the new 
converter: a) input current and transistor 
current; b) output current and diode 
current 
o v 
ideal case R 
XI 
RA2 β °» t o c l a r i f y t n i 8 result. 
Consider first the conventional buck-boost converter 
of Fig. 27b. Its transistor current during the interval 
when the transistor is on must be proportionally higher 
than the input current i^ (and its dc value 1^) in order 
to have the same dc average value I- over the whole period 
Τ (see Fig. 30a). Also, through tne action of the induc­
tance L2» transistor dc current I (when it is on) is 
equal to the diode dc current 1^ c(when the diode is on) 
since they are both equal to the dc current of inductance 
L 0. Hence 
U P 
ι I » I I I L J o A 
v e r t i c a l s c a l e s - ' 
V L - o u t p u t i n d u c t o r 
vo l t a g e (lOV/div) 
I, , 4 - 5 0 m A | d i v 
h o r i z o n t a l s c a l e 5 > » t s e c / d i v 
b) 
ονμ 
Ix/D I 2/D f (27) 
Note that for the con-
is defined as the dc 
where 1^ is the dc input current, 
ventional buck-boost converter, I~ 
load current (dotted line in Fig. 30b) and not as the dc 
current of inductance L 2 > in order to conform with the 
dc input and output current notation for the new converter. 
: ι u 
•d 
ι 
J2 
U ; 
1 1 1 1 1 1 
i 2 , i d - 5 0 m A / d i v 
0 A 
For the new converter in Fig. 27a, the transistor Fig. 30. 
and diode dc currents I„ and Ij are equal to the S um of 
the input and output dc curren 
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that is 
(28) 
Comparison of Input and output currents with 
transistor and diode currents for conventional 
buck-boost converter: a) Input current and 
transistor current; b) output current and 
diode current 
This may be easily seen in Fig. 29, where the Sum 
of the input and output currents i^ + 1^ is equal to the 
transistor current during the on interval (DTg) and to 
the diode current i, during the off interval(D'Tg). How­
ever, upon substitution of the dc current relations 
I2/I = Df/D for this converter in (28), the same result 
as (z7) is obtained. Hence, the dc transistor and diode 
currents I and I, are the same for both converters in 
this idealwcase ( Ô . 
respective dc losses 
=
 β
 0), and consequently their 
are also equal. 
5.4 
£1 £2 
Comparison of the resistive dc losses only 
We now make the opposite assumption from the one in 
the previous section, that is, the transistor and diode 
are ideal with no dc losses, and instead include the 
effect of the parasitic resistances only by considering 
R£2 * °-
From the canonical circuit models for the two conver­
ters (or by solving for the dc conditions using state-
spacevaveraging), the efficiency and dc conversion 
relations are obtained as 
new converter: 
(f)V«, R + £2 
D 
F " V 
« τΓΓ (29) 
conventional buck-boost with input filter: 
d c g a i n 
Since the on currents I of the switching transistors 
are the same for the two converters, so are the corres­
ponding saturation voltages v S A m * From Fig. 27 the col­
lector-emitter voltages of the transistors when they are 
off (VQJJJ.) a r e also the same and equal to V^ -^ = V / D ' . 
Hence, during switching the transistor operating pSint 
traverses the region between the same points (Vg.™, I ) 
and (VQYY* 0). Therefore the transistor switching loSses 
are also the same for the two converters of Fig. 27 in the 
ideal case R„, = R„ n = 0. 
r e a l dc v o l t a g e g a i n 
o f new c o n v e r t e r 
r e a l d c v o l t a g e g a i n 
o f b u c k - b o o s t w i t h i n p u t f i l t e r 
rea l dc c u r r e n t g a i n a n d 
i d e a l d c v o l t a g e g < s i n o f 
t w o c o n v e r t e r s I • - χ 
0.0 
Fig. 
0 . 5 1.0 
31. Steady-state (de) characteristics for the 
two converters of Fig. 27. 
r i (D ) - e f f i c i e n c y f i ) 
100 
9 0 
8 0 
70 
6 0 
5 0 
4 0 
new c o n v e r t e r 
b u c k - b o o s t w i t h 
i n p u t f i l l e r 
0.0 0 .5 1.0 
R + 
£2 
2 
D1" V 
D
 Fig. 32. Efficiency characteristics for the two con-
(30) venters which include effect of parasitic 
resistances only (R j 4 0, R
 2 ί 0). 
Comparison of (29) and (30) now reveals that both 
the dc voltage gain and efficiency are higher in the new 
converter than in the conventional buck-boost throughout 
the duty ratio D range because of the difference in terms 
dependent on R £ 2> t n e parasitic resistance of inductance 
L 2. 
In order to enhance this difference, the inductances 
in the experimental models of Fig. 27 have been inter­
changed such that the inductance with the higher para­
sitic series resistance is now in the output circuit, 
or R » 0.4Ω and R^2 « 1.0Ω, but R » 75Ω as before. 
With these element values and by use of (29) and (30), 
the dc gain characteristics for the two converters are 
as shown in Fig. 31, while efficiency is plotted in Fig. 
32. As seen in Figs. 31 and 32 both the dc gain and 
efficiency are substantially higher in the new converter 
throughout the range of duty ratio D. 
Let us now with the help of these graphs illustrate 
the comparison of the efficiencies between the two con­
verters. Suppose that it is required that the nominal 
input voltage V * 5V is boosted 3 times. This would 
result in the establishment of the steady-state (dc) duty 
ratio D - 0.82, or operation at point A in Fig. 31, if the 
conventional buck-boost converter of Fig. 27b was used. 
However, the same gain of 3 can be achieved with the new 
converter by operation at point B, with substantially 
smaller duty ratio D » 0.76 as seen in Fig. 31. From 
Fig. 32 we find that operation at point A (D - 0.82) 
would mean only 65.5% efficiency (point E) while oper­
ation at point Β would give an excellent 93.5% effic­
iency (point F). Hence, use of the same storage element 
values (inductors) in the novel circuit topology of the 
new converter (Fig. 27a) would boost the efficiency by 
28% over the conventional solution (Fig. 27b). This 
substantial increase in efficiency is, of course, the 
result of the combined effect of both higher voltage 
gain in the new converter (Fig. 31), which permits 
operating at lower duty ratios D (hence gain in effic­
iency already), and also owing to the higher efficiency 
of the new converter in comparison with the conventional 
buck-boost for the same duty ratio D (Fig. 32). Thus, 
their cumulative effect brings about a much higher over­
all gain in efficiency as demonstrated in the previous 
numerical example. 
However, it may perhaps seem surprising that the 
substantial increase in efficiency arose solely from the 
Single term difference in the efficiency characteristics 
f O f t h e t"t.rn r n n v p r f p r s i r n n m a r o W -tr» f>Q\ τ.τ-f «-Vi Ό IT\' 
in 
or  wo co erte (comp e R ^ in (29) with R £ 2/D 
(30)). Let us, therefore, give a qualitative, phy­
sical explanation which will emphasize the importance 
of the position of inductor L„ in the two converters, 
and throw some light on the effect of the resulting 
output current waveforms upon the converter efficiency 
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As seen in Fig. 30b, in order to pass an average 
dc current (shown in dotted lines) to the load of 
the conventional buck-boost converter, the magnitude of 
the pulsating diode current i^ (when the diode is on) 
has to be significantly larger than I 
of 
2 (since the average 
over the whole switching period should result in 
However, this sets the dc level of the current 
i^2 through inductor L at a much higher level in the 
conventional buck-boost than in the new converter, whose 
nonpulsating output current (with dc average value 1^) 
is also the inductor current i^« This is further demon­
strated in Fig. 33 in which the inductor current wave­
forms i - and i « for the two converters are derived 
by use of Figs. 29 and 30. 
b) 
5 p s e c / d i v 
Fig. 33. Comparison of the inductor currents i , and 
i n for the converters in Fig. 27: heavy 
like - new switching converter {Fig. 27a); 
dotted tine - conventional buck-boost with 
input filter. 
From Fig. 33 it is apparent that the pulsating 
output current (i ) of the conventional buck-boost 
converter is the airect cause for much higher dc current 
1^ 2 (dotted lines) through the inductor than the 
corresponding current in the new converter (heavy line). 
For the particular example of Fig. 33b, the dc inductor 
current * s approximately 4 times larger in the con­
ventional Buck-boost than in the new converter, which 
would, of course, result in 16 times larger parasitic 
losses in the conventional buck-boost converter. Since 
parasitic resistive losses are an important part of the 
overall losses, the substantial efficiency degradation 
demonstrated previously for the conventional buck-boost 
converter is obtained. 
rent i ^ (dotted line) is slightly larger for the con­
ventional buck-boost converter, owing to its efficiency 
degradation stemming from parasitic resistance R^. 
So far, the significant impact of the inter­
connection toρoL·gy upon the overall converter perfor­
mance (switching ripple and efficiency) has been 
established. In particular, the position of a single 
inductance 1*^ and nonpulsating output current led to 
these first order improvements. Actually, the estimates 
obtained are conservative, since some second-order 
effects still further improve the efficiency of the new 
converter as demonstrated next. 
5.5 Real transistor and diode dc losses and transistor 
switching losses (R^, R £ 2 Î 0) 
We now consider what effect inclusion of the para­
sitic resistances R ^ and R ^ bas upon the real tran­
sistor and diode losses. For the same numerical example 
as in the previous section, the output dc voltage 
V2 - 15V (dc gain of 3) and the output dc current 
I 2 = V 2 /R = 200mA are the same for both converters 
(operating points A and Β in Fig. 31). However, the 
input dc currents corresponding to these operating 
points are substantially different, owing to the sig­
nificant difference in their efficiencies. 
For the conventional buck-boost converter we find 
from Fig. 31 for D - 0.82 the dc current gain of 
I /I 2 - 4.55 or 1^ » 910mA. By use of the expression 
(z7) for the dc transistor and diode current, that is, 
I, = 1110mA. 
α 
I = I , = I,/D we finally obtain I 
t Q 1 t 
For the new converter, however, operating at D=0.76 
(point C on the dc current gain characteristic in Fig. 31) 
gives only I-^/^ 3.15 or Ι Ί = 630mA. Then, by use of 
(28) to find the transistor and diode dc losses for this 
converter we get I I 1 + I 2 830mA. 
Consequently, when the parasitic resistances R 
and R^2 a r e taken into account the transistor and diode 
dc currents are not the same but, for the particular 
example, are about 34% larger in the conventional topo­
logy compared to the new converter topology. This now 
explains very well why the actual measured transistor 
and diode dc currents for the conventional buck-boost 
converter (Fig. 30) are higher than those for the new 
converter (Fig. 29). Hence, in reality(R, R
 2 1 0) 
the new converter has lower transistor and diode dc 
losses than has the conventional solution. 
In addition to the higher dc losses, the switching 
losses now become higher for the conventional buck-boost 
converter, since its transistor is operating at a higher 
(V , I ) point and traverses, during switching, a 
region of higher dissipation. 
In conclusion, both transistor and diode dc losses 
and transistor switching losses are substantially higher 
in the conventional solution, in addition to already 
higher resistive losses. Hence, for the same element 
values and output requirements (constant dc voltage) 
as in the conventional topology, the new converter 
topology offers unmatched increase in efficiency. 
Note that with the increased duty ratio D, this 
efficiency degradation in the conventional buck-boost 
converter becomes even more pronounced,since current 
i in Fig. 30b transforms to a narrower pulse with 
higher magnitude. This qualitative behaviour was quan­
titatively recorded in Figs. 31 and 32. 
This now explains the effect upon the efficiency 
and gain of the terms dependent on R « in (29) and (30). 
From the same expressions one would then expect that the 
dc losses due to the parasitic resistance R ^  are the 
same. However, as seen in Fig. 33a, the inductor cur-
5.6 Comparison of ESR losses of the two capacitances 
So far we have considered only the inductors as 
the nonideal elements, with their corresponding model­
ling representation which includes their series para­
sitic resistances. The real capacitors are, likewise, 
better modelled by inclusion of their effectives series 
resistance (ESR), which signifies the ac losses present 
in the real capacitor. Let us, therefore, now find 
out what consequences its inclusion in the model would 
have upon the two converters in Fig. 27. 
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The effect of ESR is particularly pronounced at 
the output capacitor C«, so for purpose of numerical 
comparison we assume that it has ESR = 1Ω. As shown 
before (Fig. 29) output current ripple (ac) of the new 
converter is small, at Ai^ s 14.5mA2 hence the capa-
citancegc losses P c are Ρ £ » (Ai2) /12 ESR - 17.5yW -
17.5x10 W. For the conventional buck-boost, however, 
the output current is pulsating with Ai„ * 210mA (Fig. 
13.4b), hence the ac losses are Ρ = 3.68mW, which 
amounts to a 210:1 increase in power loss in the con­
ventional solution. This becomes even the dominant 
power toss in the conventional buck-boost at higher 
load currents. For example when Ai« = 10A (much higher 
load current) losses in the conventional converter 
becomes Ρ s 8.3W, while in the new converter, owing to 
its ac ripple independence of the load current, they 
stay the same as before at Ρ β 17.5yW. Not only would 
this still further degrade tfie efficiency of the con­
ventional solution at higher load currents, but one would 
have difficulty in finding a capacitor which can dis­
sipate so much power. Moreover, in order to obtain 
acceptable output voltage ripple, larger capacitances 
have to be used in the conventional solution and hence 
ESR problems would be further enhanced. None of these 
problems is present in the new converter of Fig. 27a. 
In order to complete the comparison, one would 
have to compare the losses in the ESR of the capa­
citance in the two converters. However, comparison 
of the ac current waveforms through their parasitic 
resistances reveals that they are approximately of 
the same magnitude owing again to (27) and (28), hence 
resulting in essentially the same losses. 
5.7 Size and weight reduction in the new converter 
It has been demonstrated both theoretically and 
experimentally that the value of the output capaci­
tance C_ can be very small in the new converter of 
Fig, 27a (C2 * 0.47uF) and still achieve reasonably 
small switching ripple, A small value of output capa­
citance thus eliminates the need for bulky, electrolytic 
capacitors of high capacitance value. Moreover, it is 
very significant that the value of the energy transferring 
capacitance does not enter the ripple calculations 
in (25). Hence it is no surprise that the output vol­
tage ripple remains essentially unaffected (as observed 
on the scope waveform) even when the capacitance is 
reduced 1000 times from C = lOOyF, while all other 
conditions remain unchanged as in (23) and (24). This 
once again confirms the very significant energy trans­
ferring capabilities per unit size and weight of the 
capacitive storage. 
However, the voltage across the capacitance C-
is no longer constant (dc) as for = lOOuF, but has 
a trianguiar waveform (as observed on the scope) with 
substantial magnitude. But, according to the duality 
principle, this is to be compared with the triangulär 
current waveform of the energy transferring inductance 
in the conventional buck-boost converter. 
In conclusion, for all practical purposes, the 
physical size and weight of the two capacitors and 
C 2 in this new converter (Fig. 27a) can be completely 
neglected. In addition, the two inductors, which inde­
pendently control input and output current ripple, can 
be significantly reduced in size (and weight) by further 
increase of the switching frequency. 
The important advantages of the new converter 
topology are now concisely summarized. 
5.8 Summary of the advantages of the new switching 
converter 
A novel switching dc-to-dc converter (Fig. 11) has 
been developed which offers higher efficiency, lower 
output voltage ripple, reduced EMI, smaller size, and 
yet at the same time achieves the general conversion 
function: it is capable of both increasing or decreasing 
the input dc voltage depending on the duty ratio of the 
switching transistor. This converter employs a new 
topology (Fig. 11) which enables it to have both input 
and output current nonpulsating. The converter uses 
capacitive energy transfer rather than the inductive 
energy transfer employed in the other converters. In 
addition, when it is incorporated into a switching 
regulator, stabilization problems are reduced owing to 
the favorable frequency response of the new converter 
(Figs. 25 and 26). 
Some of the important advantages of the new con­
verter over the other existing converters are: 
1) Provides true general (increase or decrease) dc 
level conversion of both dc voltage and current. 
2) Offers much higher efficiency. 
3) Both output voltage and current ripple are much 
smaller. 
4) No dissipation problems in the ESR of the output 
capacitance. 
5) Substantial weight and size reduction due to 
smaller output filter and smaller energy trans­
ferring device (capacitance C^). 
6) Electromagnetic interference (EMI) problems are 
substantially reduced, thanks to the small ac 
input current ripple, without need for additional 
input filters. 
7) Excellent dynamic response enables simple com­
pensation in a switching regulator implementation. 
8) Much simpler transistor drive circuitry, since the 
switching transistor is referenced to ground 
(grounded emitter). 
In addition to these advantages, the unique 
topology of the new switching converter allows some 
important extensions to be made which are otherwise 
not achievable in conventional switching converter 
structures. The additional benefits are: 
1) coupling of the inductors [6] in the new con­
verter further substantially reduces both input and 
output current ripple as well as output switching ripple. 
2) implementation of the ideal switch S in Fig. 11 
by two VMOS power transistors [6] allows the same con­
verter to achieve a dual function, and to serve as both 
a positive or a negative regulated voltage supply. 
3) insertion of a single transformer in the structure 
of the new converter [7]results in the highly desirable 
isolation property, together with multiple inverted or 
noninverted output capability. 
Thus, the new switching dc-to-dc converter is 
superior to any of the currently known converters in 
its category, outperforming them in every respect. 
6 SWITCHING REGULATOR IMPLEMENTING THE NEW CONVERTER 
The recent availability of the complete, signal 
processing (feedback control) part of the switching 
regulator in a single integrated circuit (Texas Instru­
ments TL497, Silicon General SG1524 or Motorola MC 3520 ) 
makes the closed-loop regulator implementation of the 
new converter very convenient and further reduces the 
total size and weight of the regulator. 
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In Fig. 34 it is shown how this new converter can 
be incorporated in a closed-loop switching regulator. 
For a further reduction in size, an integrated circuit 
incorporating a pulse-width modulator (PWM), feedback 
amplifier circuitry, power transistor and diode on a 
single chip (Texas Instruments TL497 ) is used. 
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over other known converters emerge as a consequence 
of its optimum topology (maximum performance for mi­
nimum number of components). 
It has also been demonstrated that the new converter 
topology is the only one previously missing in the com­
plete structure of all buck-boost and boost-buck con­
verters (Fig. 14). In connection with that, an inter­
esting analogy with linear vectors is given in Fig. 15. 
Another view of the generation of the new converter, 
dual to that in Fig. 5, led to the new converter topo­
logy by cyclic rotation of the parallel combination of 
the capacitance and switch S between the input and the 
output circuit, with buck and boost converters obtained 
alongside, as shown in Fig. 16. It is suggested that 
the definition of the buck and boost converters as two 
distinct basic converters be revised, since they both 
originate from the same, single topology of Fig. 17a 
or 15A 
The canonical circuit model for the new converter 
confirms the general modelling predictions made earlier 
[3], and the results have been experimentally verified. 
In overall performance, the new converter is 
shown to combine the desirable properties of the buck 
converter (small output voltage switching ripple and 
good, stable dynamic frequency response) with the 
desirable properties of the boost converter (nonpulsating 
input current, switching transistor referred to ground) 
without acquiring any of their unfavorable properties. 
Fig. 34. Closed-loop switching regulator implementing 
new converter and integrated feedback control 
circuitry. 
The output dc voltage V« is determined by 
1 + — M V, REF 
w h e r e VREF 1 8 
By use 1.2V. 
the internal reference voltage of V.^ -, 
of the modelling technique [2,3,4], tne 
converter canonical circuit model can be obtained and 
the proper feedback compensation designed with the help 
of feedback analysis as in [2]. 
Finally, the new converter was extensively compared, 
both theoretically and experimentally, with the con­
ventional buck-boost converter with an input filter. 
The lower output voltage ripple, substantially higher 
efficiency, reduced EMI, directly result from the 
optimum interconnection of components in the new con­
verter topology. Thus, the goal (stated in Section 2) 
of synthesizing the switching converter with the 
simplest possible structure and yet maximum performance 
(nonpulsating input and output currents, highest effi­
ciency) has been achieved in the new switching dc-to-dc 
converter. 
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is 
We now summarize the major results accomplished. 
First, it has been demonstrated how the topological 
reduction of the number of switches and the recognition 
of the duality nature of the storage element networks 
with switches led to the discovery of the new converter 
topology (Fig. 11) based upon capacitive rather than 
inductive energy transfer. The new converter topology 
in Fig. 11 is independent of any particular hardware 
realization of the single switch S. 
Then, it is shown how a single bipolar transistor 
and diode can be used in practical implementation of 
the switching action (Fig. 12), and an in-depth expla­
nation of the physical operation of that circuit is 
given. A number of advantages of the new converter 
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